

Secondment report

Name: ESR4.3 Cemil Cem GÜRSOY

IRP title: Open-source EDA tools for design guality and reliability automation using zamiaCAD From: TUT TUD

Period: February 09 - March 16, 2019

Activities during the secondment

Scope and objectives:

- 0 Define the experimental setup that is be able to run realistic programs and record cycle accurate memory access patterns (read/write)
- Prepare a set of memory access patterns 0

Activities:

To:

- Deciding on CPU instruction set architecture, simulation level, CPU implementation 0
- Trying several implementations considering popularity, simulation setup and C 0 compiler setup
- Finding realistic benchmarks (programs) in C 0
- Testing and modifying benchmarks to run on our experiment setup 0
- Implementing a memory tracer module to record memory activity 0
- Main results achieved:
 - We decided to use RISC-V instruction set architecture and RI5CY CPU core together 0 with Pulpino microcontroller project
 - Tested benchmarks from MiBench, and modified them to run with the experiment 0 setup
 - Implemented a memory tracer module 0
 - Generated first set of memory access patterns 0
- Next steps:
 - Test generated memory access patterns with zamiaCAD to estimate rejuvenation 0 potential
 - Add a periodic interrupt routine to benchmarks to run a rejuvenation workload 0
 - Add more benchmarks to demonstrate wider range of outcomes in the results \cap
- Optional request for support or a technology/tool available at host: No.

Self-evaluation

Overall score: 5

I consider this secondment successful, with regards to the research objectives achieved, skills developed, supervision quality, diversity of the resources. (Agree = 5 ... Disagree = 1) **Optional comments:**

Date of the report approval by the supervisor: 10.02.2020

